# Acqiris SA108P Acquisition Card

1 channel, 8-bit, up to 1 GS/s, DC up to 500 MHz bandwidth

User's Manual





#### **Copyright Statement**

© Acqiris, 2018 - 2023

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Acqiris SA as governed by international copyright laws.

#### Version

March 2024

#### Contact us

Acqiris Americas contact-americas@acqiris.com

Acqiris Europe contact-emea@acqiris.com

Acqiris Asia-Pacific contact-asia-pacific@acqiris.com

Acqiris Japan contact-japan@acqiris.com

Worldwide contact for support support@acqiris.com

Acqiris SA Chemin des Aulx, 12 1228 Plan-Les-Ouates Switzerland www.acqiris.com

# SA108P Acquisition Card User's Manual

This help document is intended to provide in-depth information and reference material specific to your ADC card.

For information about installation and about getting started with your ADC card, please refer to the Startup Guide which can be downloaded from https://extranet.acqiris.com/ or which is installed with your software.

# Content

CA100D Association Conditioned Manual	0
SA108P Acquisition Card User's Manual	3
	3
Introduction	5
New generation of Signal Acquisition Cards	5
Product description	5
Main Card Features	8
1.1 SA108P front panel features	9
1.2 Channel input specifications	10
1.3 Sampling and data acquisition	12
1.4 Calibration	
1.5 Trigger	15
Real-Time Processing	17
2.1 Digitizer acquisition mode	
2.2 Real-time averaging mode (AVG option)	22
Readout Modes	29
3.1 Standard readout modes	
3.2 Simultaneous acquisition and readout (CST option)	
3.3 Averager with simultaneous acquisition and readout (AVG & CST)	
Other Signal Processing Features	
4.1 Sampling rate reduction (decimation)	43
4.2 Data inversion	44
Control and Synchronization	
5.1 External reference	46
5.2 Trigger modes and time-stamps	
5.3 Trigger output	51
5.4 Multi-purpose inputs and outputs	
Programming Information	54

	<b>E</b> 4
6.1 Overview of the AqMD3 Driver	
6.2 Programming with the IVI-C Driver in various development environments	55
6.3 Migrating from MD2 2.x to MD3 3.x	
6.4 Initial configuration	
6.5 Apply setup	
How To ?	60
7.1 How to discover the PXI Instrument?	61
7.2 How to calibrate the card?	62
7.3 How to access repeated capabilities?	63
7.4 How to generate a software trigger?	64
7.5 How to set the external trigger?	65
7.6 How to perform binary decimation? (depending on firmware)	
Software utilities	67
8.1 ADC card Verification Utility (AqMD3Verify)	67
FAQ	69
9.1 Q. What is coherent sampling?	
9.2 Q. How to manage the internal temperature?	69
9.3 Q. What happens if the host processor goes in hibernation mode?	
General information	71
10.1 Safety notes	71
10.2 Cleaning precautions	73
10.3 Product markings	73
10.4 Electrical & environmental specifications	74
10.5 Related documentation	74

# Introduction

# New generation of Signal Acquisition Cards



The Acqiris SA1 is a low-power, low footprint 8-bit ADC card platform, performing fast signal acquisitions from 500 MS/s up to 2 GS/s, with excellent signal fidelity across a wide bandwidth. This new generation focuses on addressing unique high-volume OEM application needs.

# **Product description**

The SA108P ADC card is the 500 MS/s to 1 GS/s single channel version of the SA1 product family. This unique DC-coupled 8-bit digitizer captures waveforms from DC up to 500 MHz.



Featuring very long acquisition memory up to 4 GB, the SA108P includes a powerful Xilinx Kintex UltraScale FPGA offering real-time signal processing capability such as waveform averaging or peak listing. The PCIe Gen 3 interface enables high data transfer rate and streaming capabilities to the host computer at up to 6 GB/s. This ADC card occupies a single PCIe slot, offering high performance in a small footprint.

All the ADC cards and modules from the SA1 family implement a proprietary low noise front-end providing multiple programmable FSR - Full-Scale Range - with DC offset capability. This product family has been designed for OEM industrial applications requiring digitizer sampling at up to 2GS/s with versatile channel input configuration and low-power low-noise requirements.



Figure 1.1 - SA108P block diagram

Most of the technical specifications concerning your particular ADC card are covered in this manual, however for the complete specifications please refer to the SA108P datasheet.

The SA108P comes with several options:

Bandwidth:

- DC to 300 MHz bandwidth (-F03 option)
- DC to 500 MHz bandwidth (-F05 option)

Sampling rate version:

- 1 GS/s (default)
- 500 MS/s (-LSR option)

Full scale range version:

- 250 mV to 5 V (default)
- 50 mV to 1V (-LVR option)

Additional memory:

- 1 GB (MEA option)
- 4 GB (MEB option)

ADC Card modes:

- Digitizer mode (DGT)
- Real-time averaging (AVG option)

**Optional features:** 

Simultaneous acquisition and readout - Streaming records (CST option)

# Chapter 1

# Main Card Features

1.1	SA108P front panel features	. 9
1.2	Channel input specifications	. 10
1.3	Sampling and data acquisition	. 12
1.4	Calibration	.13
1.5	Trigger	.15

# 1.1 SA108P front panel features

## Front panel connectors

Connector	Туре	Description
I/O 1, 2, 3		User configurable digital Input / Output signal.
	MMCX female	DC coupling, LVCMOS 3.3 V.
		Output: 50 Ω source, Input: +5 V max.
IN 1		Analog signal input, DC-coupled and 50 $\Omega$ terminated.
		The input full scale ranges are selectable:
		Default full scale range option:
	SMA	250 mV, 500 mV, 1 V, 2 V, 2.5 V, 5V
	female	Maximum input voltage ±5 V DC
		-LVR option:
		50 mV, 100 mV, 200 mV, 500 mV, 1 V
		Maximum input voltage ±1.6 V DC.
REF IN	MMCX	External reference clock input, AC coupled and 50 $\Omega$ terminated.
	female	It can accept a 10 MHz or a 100 MHz signal from -3 to +3 dBm.
TRG OUT	MMCX	Trigger Out signal (programmable).
	female	50 Ω source, LVCMOS 3.3 V
TRG IN	MMCX female	External trigger input, 50 $\Omega$ DC terminated, ± 5 V range.
SOUT 1,2,3	MMCX female	Serial output signal, DC coupled, +3 V DC (without charge)

 Table 1.1 - List of SA108P front-panel IOs.

The ADC card can usually work with signal present at the external reference input (EXT REF). However, to ensure the best performance, or if the calibration is found to be unreliable, it is recommended to remove such signals when working with internal clock.

Warning All the inputs shall not be driver until the SA108P is powered on.

Note

# 1.2 Channel input specifications

This section provides information and specifications regarding the input characteristics of the ADC card.

The SA108P provides one 8-bit DC-coupled channel at the sampling rate of 1 GS/s.

# Channel input

The SA108P has the following front end capabilities:

Coupling / Impedance	Full Scale Ranges (FSR)	Maximum operating voltage	Input voltage offset
	250 mV	± 5 Vpk	± 0.6 FSR
	500 mV	± 5 Vpk	± 0.6 FSR
	1 V	± 5 Vpk	± 0.6 FSR
DC7 50 12	2 V	± 5 Vpk	± 0.6 FSR
	2.5 V	± 5 Vpk	± 0.6 FSR
	5 V	±5Vpk	± 0.6 FSR

#### With the -LVR option:

Coupling / Impedance	Full Scale Ranges (FSR)	Maximum operating voltage	Input voltage offset
	50 mV	± 1.4 Vpk	± 0.6 FSR
	100 mV	± 1.4 Vpk	± 0.6 FSR
DC / 50 Ω	200 mV	± 1.4 Vpk	± 0.6 FSR
	500 mV	± 1.4 Vpk	± 0.6 FSR
	1 V	± 1.4 Vpk	± 0.6 FSR

Table 1.2 - Channel input specifications.

# Impedance & coupling

The input channel termination is 50  $\Omega$ . The input coupling is DC.

#### Input protection

The input amplifiers are designed to accept signals within the absolute maximum operating voltages shown in the table.

#### Bandwidth and rise time

The bandwidth specification indicates the frequency at which an input signal will be attenuated by 3 dB (approximately 30% loss of amplitude).

The bandwidth of the SA108P is from DC to 500 MHz *(typical)* with option F05 and from DC to 300 MHz*(typical)* with option F03.

The bandwidth also has an impact on the minimum rise and fall times that can be passed through the front-end electronics. A pulse with a very sharp edge will be observed to have a minimum rise time  $T_{min}$  determined by the front-end electronics. In general a pulse with a given 10-90% rise time  $T_{10-90real}$  will be observed with a lower value given by:

 $T_{10-90}^2 = T_{10-90real}^2 + T_{min}^2$ 

where  $T_{min}(ns) \approx 0.35/BW(GHz)$ .

#### Vertical resolution

The SA108P uses 8-bit ADCs giving 256 levels at each input full scale range i.e. 256 level of ~3.91 mV average width when using the 1 V FSR. See Digitizer acquisition mode (page 18) for more details.

# 1.3 Sampling and data acquisition

The ADC card acquires waveforms in association with triggers. Each waveform is made of a series of measured voltage values (sample points) coming from the ADC at a uniform sampling rate.

# Sampling rate

The SA108P acquisition card contains an analog-to-digital conversion (ADC) system that can sample waveforms, in a real time sampling mode, at the maximum rates shown in the table below.

Model	Max. Sampling Rate	Available Channels	Resolution	Acquisition Modes
SA108P	1 GS/s	1	8 bits	Single or multi-record
		I		(up to 131'072 records)

Table 1.3 - Acquisition sampling rate and resolution per channel.

# Data acquisition modes and functions

The SA108P ADC card supports several acquisition modes and optional functions for real-time signal processing in FPGA. You can refer to the corresponding section for details.

ADC card modes:

- Digitizer acquisition mode (page 18)
- Real-time averaging mode (AVG option) (page 22)

Available signal processing features:

- Sampling rate reduction (decimation) (page 43)
- Data inversion (page 44)

Read out modes:

- One shot with single waveform
- One shot with multiple waveforms
- Simultaneous acquisition and readout (CST option) (page 30)

# 1.4 Calibration

The SA108P is factory calibrated and shipped with a calibration certificate.

The internal calibration refers to the adjustment of ADC card internal parameters, corresponding to user selected parameters and required before starting acquisition.

### Internal calibration

The internal calibration (or self-calibration) measures and adjusts the internal timing, gain and offset parameters between the ADCs and against a precise reference.

The ADC card includes a high precision voltage source and a 16-bit DAC, used to perform the input voltage and offset calibration.

The supplied software drivers include self-calibration function which can be executed upon user request. The ADC cards are never self-calibrated in an automatic way, (i.e. as a consequence of another operation). This ensures programmers have full control of all calibration operations performed through software in order to maintain proper event synchronization within automated test applications.

#### Note

For accurate time and voltage measurements it is recommended to perform a self-calibration once the module has attained a stable operating temperature (usually reached after 20 minutes of ADC card operation after power on).

A full internal calibration of a ADC card can be time consuming because of the many possible configuration states. Therefore, the self-calibration is performed only for the current configuration state, and is mandatory before making the first acquisition with given settings. Indeed the AqMD3 driver prevents an acquisition from being performed unless a self-calibration has first been completed. Note that some configuration changes do not require a new self-calibration. To avoid unnecessary self-calibrations, the IAqMD3Calibration.IsRequired IVI.NET property or the AQMD3 ATTR CALIBRATION IS REQUIRED IVI-C attribute should be queried.

#### Caution

ADC card can usually work with signals present at the channel input, or trigger input. However, to ensure the best performance, or if the calibration is found to be unreliable (as shown by a calibration failure status), it is recommended to remove such signals. Similarly, when working with internal clock, it is recommended to remove external reference input during calibration to avoid parasitic effects.

#### Caution

It is not recommended to perform multiple successive calibrations. If a recurrent calibration failure occurs, in case of specific application, please contact support for advice.

### **Factory calibration**

Factory calibration is the process of measuring the actual performance of a device-under-test (DUT) using laboratory instruments that have significantly better performance than the DUT. Laboratory

instrument performance must be traceable to the International System (SI) Units via a national metrology institute (NIST, NPL, NRC, PTB, CENAM, INMETRO, BIPM, etc.)

The measured performance is then compared to published datasheet specifications. For each factory calibration, Acqiris tests the performance corresponding to all datasheet specifications, for every installed option. If needed, the DUT is adjusted and re-qualified ; ensuring it is in line with full specifications.

Our ADC cards are calibrated at factory during the production phase. There is no need to systematically calibrate each year.

Firstly, the cards include a self-calibration function providing a good degree of confidence that your card is operating within its specifications on a day-to-day basis, and triggering an error message if out of calibration relative to the internal calibration signal.

Secondly, our cards are warranted to stay within specification over the standard 5-year warranty. They usually stay within specification much longer and we rarely have to effectively recalibrate the cards.

Lastly, a onetime calibration can be ordered in case customer detects a deviation in the measure of its final product that appears to be caused by the ADC card. The onetime calibration consists in processing the card through production test to determine if it is still within specification:

- If yes, the ADC card is returned with the certificate of calibration which certifies it is within specification.
- If not, the required calibration is performed, and another production test is done to provide the certificate of calibration.
- <sup>-</sup> If repair is required, and the card is out of warranty, a repair quote will be provided.

For more information, or to request for a calibration, please contact technical support support@acqiris.com.

# 1.5 Trigger

The trigger settings applied to the ADC card are used to determine at which time the device will start recording data. The various trigger settings are outlined below.

## **Trigger source**

The trigger source can be:

- the signal applied to an input channel (digital internal triggering)
- an external signal applied to the TRG IN front panel input connector (external triggering)
- a self-trigger (See Self-Trigger (page 49) for this specific mode)
- a software trigger (See How to generate a software trigger? (page 64)).

The different trigger modes are detailed in section Trigger modes and time-stamps (page 46)

# Trigger impedance & coupling

The SA108P has a fixed 50  $\Omega$  termination impedance with DC coupling.

### Trigger input bandwidths

The bandwidth depends on the trigger source.

Channel trigger

The -3 dB bandwidth of the comparator of the channel triggers is the same as the bandwidth of the channel input. This is option dependent. Please refer to the table in the Channel Input section.

External trigger

The external trigger input has a bandwidth from DC to 1 GHz.

Refer to section How to set the external trigger? (page 65) for additional information.

### Trigger level

The trigger level specifies the voltage at which the selected trigger source will produce a valid trigger. All trigger circuits have sensitivity levels that must be exceeded in order for reliable trigger to occur.

On the external trigger, the Full Scale Range FSR is  $\pm 5$  V, therefore the ADC card will trigger on signals with a peak-to-peak amplitude > 0.5 V.

On the internal trigger, the ADC card will trigger on signals with a peak-to-peak amplitude > 5% full scale range.

The internal channel trigger of the SA108P, is implemented digitally and as such, the level may be configured via the driver, within the limits shown in the table below.

Slope	Min	Мах
Positive	= offset - range*127/256 + Hysteresis	= offset + range*126/256
Negative	= offset - range*127/256	= offset + range*126/256 - Hysteresis

 Table 1.4 - Minimum and maximum value of the digital channel trigger. "Offset" and "range" refer to the channel's current Vertical Offset and Vertical Range settings.

The hysteresis is configured automatically as a function of the vertical FSR, as follows:

Full Scale Range (Volts)	Hysteresis (LSB)	Hysteresis (Volts)
5	6	0.12
2.5	6	0.06
1	8	0.03
0.5	8	0.016
0.25	14	0.014

#### For -LVR option:

Full Scale Range (Volts)	Hysteresis (LSB)	Hysteresis (Volts)
1	6	0.03
0.5	6	0.012
0.2	8	0.006
0.1	8	0.0032
0.05	14	0.0028

 Table 1.5 - Minimum and maximum value of the digital channel trigger. "Offset" and "range" refer to the channel's current Vertical Offset and Vertical Range settings.

## Edge trigger slope

The trigger slope defines which one of the two possible transitions will be used to initiate the trigger when it passes through the specified trigger level. Positive slope indicates that the signal is transitioning from a lower voltage to a higher voltage. Negative slope indicates the signal is transitioning from a higher voltage to a lower voltage.

### Trigger delays

For more details about triggers modes, post/pre-trigger delays and time-stamps, see Trigger modes and time-stamps (page 46).

# Chapter 2

# Real-Time Processing

	2.1 Digitizer acquisition mode	18
	2.2 Real-time averaging mode (AVG option)	22
TIP	The modes available with your product depends on the firmware options ordered with your products. To check which options and mode are present on your ADC card you can use the MD3 Software Front Panel from the: Windows Start Menu > Acqiris > MD3 > Acqiris MD3 SFP. Then use the menu Help > About. The field System Options gives the option list.	

# 2.1 Digitizer acquisition mode

The digitizer (normal mode) allows standard data acquisition, including: ADC card initialization, setting of the acquisition, management of channel triggering for best synchronization, storing data in the internal memory and/or transferring them to the host computer.

The digitizer mode is the acquisition mode by default.

### Single and multi-record acquisition modes

To maximize sampling rates and utilize memory as efficiently as possible the ADC cards include both single and multi-record modes. For both of these modes the data of all of the active channels is acquired synchronously; all of the ADC's are acquiring data at the same time, to within a small fraction of the maximum sampling rate.

The **single record acquisition mode** is the normal operation of most ADC card products. In this mode an acquisition consists of a waveform recorded with a single trigger. The user selects the sampling rate and record size, and sets the number of records to 1 (default value). For details about the trigger sources, see Trigger (page 15).

#### Standard acquisition and readout: Single record mode



Figure 2.1 - Acquisition sequence using a single record.

The ADC cards also feature a **multi-record acquisition mode**. This mode allows the capture and storage of consecutive single waveforms. Multi-record acquisition mode is useful as it can optimize the ADC card's sampling rate and memory requirements for applications where only portions of the signal being analyzed are important. The mode is extremely useful in almost all impulse-response type applications (RADAR, SONAR, LIDAR, Time-of-Flight, Ultrasonics, Medical and Biomedical Research, etc.).

In multi-record acquisition mode the acquisition memory is divided into a pre-selected number of records. Waveforms are stored in successive memory records as they arrive. Each waveform requires its own individual trigger.



Standard acquisition and readout: Multi-record mode

Figure 2.2 - Acquisition sequence using a multi-records. It is possible to miss a trigger at high trigger rate, as illustrated with trigger 3.

The **multi-record acquisition mode** enables successive events, occurring within a very short time, to be captured and stored without loss. A very fast trigger rearm time is a crucial feature for multi-record acquisitions. Thanks to fast trigger rearm, the SA108P achieves very low "dead time" between the records of a multi-record acquisition. The "dead time" is the period after the end of an event when the card cannot accept a new trigger event. The re-arm time is provided in the SA108P datasheet.

#### TIP

Program examples for single record or multi-records acquisitions are available: C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples

### Acquisition memory

Data from the ADC is stored in on-board acquisition memory. The amount of memory in use for acquisition can be programmed and is selectable from 1 point to the full amount of acquisition memory available.

Model	Memory option ordered	Acquisition memory ordered	Max samples/channel
SA109D	-MEA (default)	1 GB	1 GSamples
5A108P	-MEB (optional)	4 GB	4 GSamples

 Table 2.1 - Maximum number of samples which can be recorded per channel, depending on ordered memory option.

For technical reasons, a certain acquisition memory overhead is required for each waveform, reducing the available memory by a small amount.

#### TIP

The effective maximum memory available for acquisition depends on several parameters, such as the acquisition mode (single / multi-record / streaming), sampling rate, record size, number of records, trigger delay, etc.... This maximum is determined by the driver for each specific configuration. The AQMD3\_ATTR\_MAX\_SAMPLES\_PER\_CHANNEL attribute in IVI-C or IAqMD3Acquisition.MaxSamplesPerChannel property in IVI.NET can be used to retrieve the maximum number of samples per channel that can be acquired for a specific configuration. When using the Soft Front Panel, the Max Samples per channel parameter is given on the Acquisition panel.

## Acquisition time (Timebase range)

The timebase range defines the time period over which data is being acquired.

For example, the SA108P has a standard acquisition memory of 1 GSamples and a sampling rate of 1 GS/s. Therefore, at the maximum sampling rate, the ADC card can record a signal over a time window of up to 1 s.

Model	Memory option ordered	Acquisition memory	Max sampling rate	Max recording time window at higher sampling rate
SA409D	-MEA (default)	1 GB	1 GS/s	1 s
SATUOP	-MEB (optional)	4 GB	1 GS/s	4 s

Table 2.2 - Maximum recorded time at maximum sampling rate, depending on ordered memory option.

#### Maximum acquisition time

There is a limit on the acquisition time / acquisition length in digitizer mode depending on the record size, post trigger delay and binary decimation factor. Above this limit, the driver returns a post-trigger overflow.

# 2.2 Real-time averaging mode (AVG option)

### Introduction

Averaging signals reduces random noise effects, improving the signal-to-noise ratio, as well as increasing resolution and dynamic range.

The averaging is performed by accumulating successive recorded waveforms.

The number of waveforms to be accumulated and the record length are defined by user. The waveforms are successively acquired and stored in a record. The accumulation of all the waveform records results in an "accumulated record" which is provided in output.

The main features are:

- Synchronous, single-channel, real-time sampling and averaging at 1 GS/s
- Averaging from 1 up to 524'288 triggers, in steps of 1 trigger
- Effective acquisition length from 1 K up to 500 KSamples
- Noise suppressed accumulation (NSA)
- Decimation factors of 2, 4, 8, 16 or 32 with associated low pass filters, enabling decimated sampling rates at 500 MS/s, 250 MS/s, 125 MS/s, 62.5 MS/s or 31.25 MS/s.

#### **Timing sequence**

The minimum time between summed events depends on the trigger **Rearm Time** as specified in the SA108P datasheet.







Figure 2.4 - Timing sequence in real-time averaging mode, in a multi-record mode with successive accumulations.

Supported readout modes:

- Single accumulation of N records
- Multi-record mode: possibility to perform successive accumulations of N record each. The trigger re-arm time between sequences is ~ 200 ns.

User can define a post-trigger delay. The pre-trigger delay is not supported in averager mode.

The number of potential trigger lost between two acquisitions (single or multi-records) depends on several factors:

- The read time of the previous averaging sequence, depending on the number of samples to transfer and mainly on the PCIe connection and CPU multitasking activity.
- The time to initiate the next acquisition.

The function simultaneous acquisition and readout (CST) can be combined with the averager mode, removing the above limitation and reducing the time between averaging sequences. See Averager with simultaneous acquisition and readout (AVG & CST) (page 39).

#### Noise suppressed accumulation (NSA)

In some applications, such as time-of-flight spectrometry, the signal is a rare event sitting on top of a noisy baseline and the averaging process reduces the random noise.

As a consequence, to enhance the acquisition card ability to detect such signals in the presence of synchronous noise, the averaging firmware allows the user to set a Threshold that must be exceeded for each data value to be entered into the sum. Furthermore, the noise base can be subtracted from each data value above threshold before the accumulation is done (See Figure below). The noise base should always be equal or smaller than the threshold.



Figure 2.5 - Signal detection using noise suppressed accumulation.

TIP

It is possible to use the NSA on negative polarity pulse. By enabling the channel data inversion capability, the signal will be inverted before applying the NSA settings. See Data inversion (page 44).

#### Parameters

**Enabled**: Specifies whether the noise suppressed accumulation is active. This attribute affects card behavior only when the acquisition mode attribute is set to averager.

**Threshold**: Specifies the threshold of the noise suppressed accumulation. Each data value must exceed the threshold value to be entered into the sum. This parameter is defined as signed 8-bit ADC code, and in the range of [-128, +127]. Data values below the Threshold are set to -128.

**NoiseBase**: Specifies the noise base value for the noise suppressed accumulation. The noise base is subtracted from data values which are higher than the configured threshold. This parameter is defined as signed left-aligned 8-bit ADC code, and in the range of:

[Threshold - 127, Threshold] if Threshold  $\ge 0$ 

[Threshold, Threshold +128] if Threshold < 0

#### Sequence

When enabling the NSA, the recommended sequence is the following:

- 1. Configuring the channel and acquisition parameters (voltage range, offset, sampling rate, record size, ...)
  - To configure the settings the number of average and the number of record should be set to 1.
- 2. Inverting data (optional): The data inversion is required for negative pulses
- 3. Enabling the NSA:
  - NSA: enabled
  - Threshold: all samples below the Threshold are set to -128
  - Noise Base: all samples above the Threshold are set to Threshold NoiseBase

Please contact support@acqiris.com for guidelines to setup NSA.

#### Self trigger mode

#### See Trigger output (page 51).

#### Self trigger

In self-trigger mode an autonomous trigger signal is generated internally in the ADC card card and output through the front panel TRG OUT connector. This trigger signal consists of programmable periodic pulses that are synchronous to the ADC card sample clock.

The self-trigger mode serves two purposes:

- Reducing trigger jitter by synchronizing the input signal to the sample clock

 Minimizing the synchronous noise, which consistently improve SNR through averaging of successive measurements.

To use the Self-Trigger mode, the Trigger ActiveSource must be set to SelfTrigger.

#### Parameters

ActiveSource (IAqMD3Trigger.ActiveSource property): Specifies the trigger source. There are three trigger sources: internal, external and self-trigger. If the Self-Trigger mode is selected the Self-Trigger parameters should be set and the TRG OUT output should be enabled.

**Frequency** (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Specifies the frequency of the Self-Trigger square wave signal. The units are Hertz.

**DutyCycle** (**IAqMD3TriggerSourceSelfTriggerSquareWave Interface**): Configures the duty cycle of the Self-Trigger square wave signal. Units are percentage of the period.

**Slope** (**IAqMD3TriggerSourceSelfTriggerSquareWave Interface**): Specifies whether a rising or a falling edge of the generated waveform triggers the acquisition card.

**Out-AveragerAwg** (ControlIOs interface): Self-Trigger signal is propagated through the TRG OUT.

#### Multi-purpose inputs and outputs (IO 1, 2, 3)

The multi-purpose inputs and outputs (IO 1, 2, 3) in the front panel may be used to control the accumulation or read the ADC card status:

Parameters (ControllO interface)

**In-AccumulationEnable**: ADC card input (IO 1). This signal controls the execution of the averaging sequence. If a pulse occurs, then the next accumulation sequence will be executed. Otherwise, no accumulation is performed and the card is waiting for either a pulse on IO 1 or a stop.

#### Data readout

The data returned by the driver are 32-bit signed values.

#### Other AVG Parameters

Finally, below are specific parameters commonly used in the averager:

NumberOfAverages: number of waveforms to average in the record.

DataInversionEnabled: the data acquired may be inverted if desired, before the averaging.

Mode: select the averager mode (IAqMD3Acquisition.Mode property in IVI.NET or AQMD3\_ VAL\_ACQUISITION\_MODE\_AVERAGER in IVI-C)

#### Enabling the Averager mode

#### IVI.NET

The average mode is selected by setting IAqMD3Acquisition.Mode property to Acqiris.AqMD3.AcquisitionMode.Averager:

instrument.Acquisition.Mode = AcquisitionMode.Averager;

#### IVI-C

The attribute **AQMD3\_ATTR\_ACQUISITION\_MODE** (Vilnt32) must be set to value **AQMD3\_VAL\_ ACQUISITION MODE AVERAGER**:

AqMD3\_SetAttributeViInt32( session, "", AQMD3\_ATTR\_ACQUISITION\_MODE, AQMD3 VAL ACQUISITION MODE AVERAGER ); TIP

Program examples for acquisitions with real-time averaging are available: C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples

# **AVG Configuration**

The interfaces/methods/properties (functions/attributes) listed below are provided by the Acqiris MD3 Software. Detailed help on these interfaces may be found in the AqMD3 IVI Driver Help — Please refer to **AqMD3.chm** (IVI-C) or **Acqiris.AqMD3.Fx40.chm** (IVI.NET).

IVI-C

**Functions** 

Function	Description		
AqMD3_NSAConfigure	Configures the Noise Suppressed Accumulation properties.		
AqMD3_FetchAc- cumulatedWaveformInt32	This function returns the accumulated waveform which the digitizer has acquired for the specified channel. This waveform is from a previously initiated accu- mulated acquisition in Averager or Peak Detection mode. Returned waveform data units are raw accu- mulated ADC values which may be converted to Volts by the formula: V = ScaleFactor * data + ScaleOffset		
AqMD3_FetchAc- cumulatedWaveformReal64	This function returns the averaged waveform which the digitizer has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned waveform data units are Volts.		

#### Attributes

Attribute	Description
AQMD3_ATTR_ ACQUISITION_MODE	The acquisition mode (i.e. Averager).
AQMD3_ATTR_ ACQUISITION_NUMBER_ OF_AVERAGES	Specifies the number of waveforms to average in the record. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager or PeakDetection.
AQMD3_ATTR_NSA_ ENABLED	Specifies whether the Noise Suppressed Accumulation is active. This attrib- ute affects card behavior only when the Acquisition Mode attribute is set to Averager.
AQMD3_ATTR_NSA_ NOISE_BASE	Specifies the noise base value for the Noise Suppressed Accumulation. The noise base is subtracted from data values which are higher than the configured threshold. The units are ADC counts.
AQMD3_ATTR_NSA_ THRESHOLD	Specifies the threshold of the Noise Suppressed Accumulation. Each data value must exceed the threshold value to be entered into the sum. The units are ADC counts.

### IVI.NET

Interface	Method / Property name	Description
IAqMD3Acquisition	Mode	The acquisition mode.
IAqMD3Acquisition	NumberOfAverages	Specifies the number of waveforms to average in the record. This attrib- ute affects card behavior only when the Acquisition Mode attribute is set to Averager or PeakDetection.
	Configure	Configures the Noise Suppressed Accumulation properties.
	Enabled	Specifies whether the Noise Sup- pressed Accumulation is active. This attribute affects card behavior only when the Acquisition Mode attribute is set to Averager.
IAqMD3ChannelAccumulationNSA	NoiseBase	Specifies the noise base value for the Noise Suppressed Accu- mulation. The noise base is sub- tracted from data values which are higher than the configured threshold. The units are ADC counts.
	Threshold	Specifies the threshold of the Noise Suppressed Accumulation. Each data value must exceed the threshold value to be entered into the sum. The units are ADC counts.
IAqMD3ChannelMeasurement	FetchAccumulatedWaveformInt32	This function returns the accu- mulated waveform which the ADC card has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned wave- form data units are raw accu- mulated ADC values which may be converted to Volts by the formula: V = ScaleFactor * data + ScaleOffset.
	FetchAccumulatedWaveformReal64	This function returns the averaged waveform which the ADC card has acquired for the specified channel. This waveform is from a previously initiated accumulated acquisition in Averager or Peak Detection mode. Returned waveform data units are Volts.

### Chapter 3

# Readout Modes

# 3.1 Standard readout modes

As presented in the Digitizer acquisition mode (page 18), the two standard acquisition and readout modes are:

- Single record mode: one shot with single waveform, with a single trigger
- Multi-record mode: one shot with multiple waveforms, with multiple triggers

#### Standard acquisition and readout: Single mode



Figure 3.1 - Acquisition sequence using a single record.

#### Standard acquisition and readout: Multi-record mode

←		Acquisition						
Acq START	Trig1 Record1	Trig2 Record2	Trig3 Record3	 	  Read	 I		
							Time	

Figure 3.2 - Acquisition sequence using multi-records.

The specific readout mode(s) detailed in the following depends on your product version and ordered options.

# 3.2 Simultaneous acquisition and readout (CST option)

### Overview

The streaming mode (CST) answers the need for simultaneous ADC card acquisition and readout with triggered acquisitions. Compared with standard acquisition mode, this mode enables longer acquisition duration, and is dedicated to applications requiring no trigger loss.

Streaming mode: Simultaneous Acquisition and Readout (-CST)



Figure 3.3 - Acquisition sequence using a simultaneous acquisition and readout.

### **Functional description**

The CST option allows the user to readout multiple data streams while the acquisition is still running.

In a standard readout mode, acquisition and readout are sequential; the readout of the data is performed after the acquisition has stopped. Consequently, the duration of the acquisition is limited by the ADC card internal buffer memory size.

In CST mode, acquired records are streamed to the host computer while the ADC card is acquiring the next records. This mode supports acquisitions of triggered records of same length.

By enabling gaps between the triggered records, The CST mode allows acquisition over longer periods. There is no maximum duration for the acquisition. The maximum trigger rate and record size depend on the readout data throughput.

There is a re-arm time between the records (~ 100 ns).

Note The CST mode works with trigger rates up to 1 MHz.

#### The "data stream" concept



A data stream is defined as a sequence of data elements made available over time. In current implementation, there are 2 streams:

- 1 data stream containing the acquired samples for each channel
- 1 markers stream containing the time-stamps for each channel

Each stream can be read independently and in a time multiplexed manner allowing a fine tuning of the system and application performance.

All the streams are channeled into a single "pipe" which corresponds to the PCIe interface. The size of the "pipe" represents the volume of data flow that can be extracted from the card. When the stream data rate is larger than the available PCIe data bandwidth, an overflow occurs and the acquisition stops.

Figure 3.4 - Illustration of the data stream concept.

#### Usage

#### Acquisition

User should define:

- the record size: the number of samples per record shall be a multiple of 32,
- the number of elements to fetch,

then, simply starts the acquisition.

#### Output data format

Output data streaming is managed by the application. Raw data and markers are provided without any processing.

Each streams can be read independently or ignored.

#### Output data streams

Acquired data stream per channel

Acquired samples are in 8-bit format but 32-bit data are streamed on output.

When reading data, each int32 data returned by the function StreamFetchDataInt32 contains 8-bit raw data.

The NbOfElementsToFetch should verify:

NbOfElementsToFetch = NbOfSamplesToFetch / 2

The number of elements to fetch represents a number of data and markers in Int32 format.

#### For example:

```
AqMD3_StreamFetchDataInt32(session, "StreamCh1", numElementsToFetch,
elements.size(), elements.data(),&availableElements, &actualElements,
&firstValidElement);
```

#### Where:

- StreamCh1/StreamCh2: defines the channel to fetch.

- numElementsToFetch: defines the minimum number of Int32 data to be fetched. It must be a multiple of 16.

- availableElements: returns the number of Int32 data already acquired and available to be fetched on-board.

- actualElements: returns the number of Int32 data fetched in the current call. This number is always ≤ numElementsToFetch.

- firstValidElement: represents the first valid Int32 element in the returned data buffer. It is used for data alignment reasons.

- elements: contains the int32 data returned by the function.

When fetching the data stream, each int32 contains four 8-bit raw data, mapped on 16-bits and left aligned. For example: element[0] contains sample\_0, sample\_1, sample\_2 and sample\_3, element[1] contains sample\_4, sample\_5, sample\_6 and sample\_7, etc....

Marker stream (absolute trigger position)

The marker stream contains the trigger time-stamps, encoded in 512 bits, as described below.

511	96	95	32	31	8	7	0
Reserved for future use		Trigger position		Record Index		0x01	

 Table 3.1 - Trigger time-stamp fields.

The 64-bit Trigger position field contains two fields: The left-aligned 56-bit contains the trigger sample position in timestamp period. The 8 least significant bits are reporting the sub-sample position as in 1/256th of the sample period.

The InitialXOffset and InitialXTime (in seconds) are given by:

```
InitialXOffset = -sampleInterval * TriggerPosition[7:0] / 256 +
TriggerDelayInSeconds
where sampleInterval = 1 / sampleRate
```

InitialXTime = TriggerPosition[64:8] \* timestampPeriod

#### where timestampPeriod=1e-9 in dual channel mode and 500e-12 in interleaved mode

The timestamp counter will roll back after 2<sup>50</sup> nano-seconds (~13 days).

#### **Trigger position**

Using raw data output, trigger position is known with the accuracy of a sample (corresponding to the 1<sup>st</sup> sample). If the customer application requires the trigger position at sub-sample, the information is available on the marker stream (absolute trigger position).

#### Acquisition sequence

An example of CST acquisition sequence is illustrated below.



Figure 3.5 - CST acquisition sequence.

#### Data rate and overflow

The maximum data rate that can be sustained without overflow is limited by the PCIe sustained throughput on the target system, i.e. it depends on trigger rate and host computer and operating system settings.

With optimized settings and system, the SA108P can reach up to 6 GB/s in output. To have a list of recommended system and settings, please contact technical support <u>support@acqiris.com</u>.

Note	When an overflow occurs the writing to the stream buffers automatically stops. The already acquired data is still valid and can be read-out.
TIP	To optimize the application data throughput it is recommended to use: NbOfElementsToFetch > 1 M especially for application with high trigger rate.
TIP	When less than NbOfElementsToFetch are available, the function StreamFetchDataInt32

#### Data buffer allocation

#### For data buffer

ViInt64 sampleStreamGrain = 0; checkApiCall(AqMD3\_GetAttributeViInt64(session, sampleStreamName, AQMD3\_ATTR\_STREAM\_GRANULARITY\_IN\_ BYTES, &sampleStreamGrain)); ViInt32 const alignmentOverhead = (ViInt32)sampleStreamGrain / sizeof(ViInt32) - 1; vector<ViInt32> sampleElements(nbrSampleElementsToFetch + alignmentOverhead + nbrSampleElementsToFetch/2); // data alignment & data unwrapping overheads (only in single channel mode).

(...) returns the number of availableElements (on-board) and no DMA read is performed.

// or

vector<ViInt32> sampleElements(nbrSampleElementsToFetch + alignmentOverhead); // data alignment overhead (only in dual channel mode).

#### For marker buffer

```
ViInt64 markerStreamGrain = 0;
checkApiCall(AqMD3_GetAttributeViInt64(session, markerStreamName, AQMD3_ATTR_STREAM_GRANULARITY_IN_
BYTES, &markerStreamGrain));
ViInt32 const alignmentOverhead = (ViInt32)markerStreamGrain / sizeof(ViInt32) - 1;
vector<ViInt32> markerElements(nbrMarkerElementsToFetch + alignmentOverhead);
```

#### Note

Data unwrapping overhead is required in single channel mode (when Channel2 is disabled).

Code example

TIP Program examples with streaming can be found in here: For IVI-C C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples\IVI-C

### Configuration

The interfaces/methods/properties (functions/attributes) listed below are provided by the Acqiris MD3 driver.

The CST acquisition mode may be enabled by setting the Streaming Mode to Triggered.

To stop the streaming mode, an Abort shall be performed.

The different streams are implemented as instances of stream Repeated capabilities.

There are several types of stream <code>Repeated capabilities</code>. Detailed help may be found in AqMD3 IVI Driver Help. Please refer to AqMD3.chm (IVI-C) or Acqiris.AqMD3.Fx40.chm (IVI.NET).

# IVI.NET
Interface Method / Property name		
	Mode	The Streaming Mode is set to Dis- abled for regular ADC card oper- ation. It can be set to Continuous for CSR enabled cards. It can be set to Triggered for CST enabled cards.
	AqMD3StreamingModeDisabled	Streaming Disabled (Default).
IAqMD3AcquisitionStreaming	AqMD3StreamingModeTriggered	Triggered Streaming, for CST enabled cards. This streaming mode performs continuous acquis- itions of successive records and data readout, simultaneously. All records have the same pre- defined length. This mode sup- ports an unlimited number of triggered records, depending on record size and trigger rate.
	Count	Indicates the number of stream repeated capabilities.
	Name	Indicates the stream name for a given index.
IA a MD2 Straama	FetchDataInt32	This function returns a stream of Elements. The ElementSizeInBits and the meaning of each Element depend on the StreamType.
Individuostiteams	Enabled	Specifies whether the stream is enabled on the card.
	Туре	Indicates the type of the stream.
	GranularityInBytes	Indicates the granularity of data for the FetchData operations.
	MaxSizeInBytes	Indicates the maximal size of data for the FetchData operations.
IAqMD3StreamMarkers	BitsPerMarker	Indicates the number of bits rep- resenting a Marker value.
	FractionalBits	Indicates the number of fractional bits in the Marker value.
IAqMD3StreamSamples	BitsPerSample	Indicates the number of bits per sample.

#### IVI-C

Function	
AqMD3_StreamFetchDataInt32	This function returns a stream of Elements. The Ele- mentSizeInBits and the meaning of each Element depend on the StreamType.
AqMD3_GetStreamName	Returns the stream name that corresponds to the one- based index that the user specifies.

#### Attributes

AQMD3_ATTR_STREAMING_MODE	The Streaming Mode is set to Disabled for regular ADC card operation. It can be set to Continuous for CSR enabled cards. It can be set to Triggered for CST enabled cards.
AQMD3_VAL_STREAMING_MODE_DISABLED	Streaming Disabled (Default).
AQMD3_VAL_STREAMING_MODE_TRIGGERED	Triggered Streaming, for CST enabled cards. This streaming mode performs continuous acquisitions of successive records and data readout, simultaneously. All records have the same pre-defined length. This mode supports an unlimited number of triggered records, depending of record size and trigger rate.
AQMD3_ATTR_STREAM_COUNT	Indicates the number of stream repeated capabilities.
AQMD3_ATTR_STREAM_ENABLED	Specifies whether the stream is enabled on the card.
AQMD3_ATTR_STREAM_TYPE	Indicates the type of the stream.
AQMD3_ATTR_STREAM_GRANULARITY_IN_ BYTES	Indicates the granularity of data for the FetchData oper- ations.
AQMD3_ATTR_STREAM_MAX_SIZE_IN_BYTES	Indicates the maximal size of data for the FetchData oper- ations.
AQMD3_ATTR_STREAM_MARKERS_BITS_PER_ MARKER	Indicates the number of bits representing a Marker value.
AQMD3_ATTR_STREAM_MARKERS_ FRACTIONAL_BITS	Indicates the number of fractional bits in the Marker value.
AQMD3_ATTR_STREAM_SAMPLES_BITS_PER_ SAMPLE	Indicates the number of bits per sample.

# 3.3 Averager with simultaneous acquisition and readout (AVG & CST)

#### Overview

The combination of averaging mode and streaming feature (AVG & CST options) allows signal acquisition, real-time averaging and data readout simultaneously, avoiding trigger loss.

The features specific to the averager mode are the same (maximum number of average, baseline correction, max record size, triggering, ...) — see detail in section Real-time averaging mode (AVG option) (page 22).

The addition of simultaneous acquisition and readout feature (CST) on top of real-time averaging, enables minimal dead time between accumulations.

#### **Functional description**

The architecture is based on simultaneous acquisition and readout (CST), and enables simultaneous real-time averaging and transfer of accumulated records to host processor.

#### Acquisition sequence

As illustrated below, the successive records of a sequence are accumulated. The readout of the resulting "accumulation record" is performed during the next averager accumulation. The readout can be performed as soon an "accumulation record" is acquired.



Sequence in AVG and CST mode

Figure 3.6 - Acquisition and readout sequence in AVG+ mode.

When compared with standard averager mode, the AVG& mode has neither AVG dead time nor readout time between acquisition sequences. The overall dead time between accumulated records is minimum and limited to trigger re-arm time (~ 100 ns), minimizing the risk of trigger loss.

Thanks to mode, high data rate can be sustained without losing any trigger.

The number of averages for an accumulation sequence can be selected: from 1 triggers.

#### Note When the abort command occurs, the ongoing partial accumulated record cannot be read.

#### Note The CST mode works with trigger rates up to 1 MHz.

#### Acquisition sequence

First, user should configure the averager: Accumulation settings and features are the same as standard AVG. Then CST mode has to be enabled. Acquisitions are performed continuously until you stop them. See detailed acquisition sequence below.

The minimum number of averages is 4.

The maximum number of average records only depends on the record size and the size of the storage device.



#### Performance

Excepted for small number of averages, the architecture enables no trigger loss. The maximum performance of the system depends on the number of averages and the trigger rate.

## Other Signal Processing Features

This sections presents the on-board signal processing features that can be enable e.g. to optimize signal performance or reduce data volume, depending on each application.

These features are common to the acquisition modes, excepted when specified differently.

4.1	Sampling rate reduction (decimation)	.43
4.2	Data inversion	.44

### 4.1 Sampling rate reduction (decimation)

A programmable decimation can be used to lower the sample rate (See table below). Sampling rate reduction can be used in both digitizer and averager acquisition mode.

Decimation Ratio	Resulting sampling rate
No	1 GS/s
2	500 MS/s
4	250 MS/s
8	125 MS/s
16	62.5 MS/s
32	31.25 MS/s

Table 4.1 - List of selectable sampling rates.

 $Decimated \ sampling \ rate = \frac{Sampling \ rate}{Decimation \ ratio}$ 

Note The decimation can be used in digitizer or averaging mode.

To enable decimation, user should set the sampling rate to required decimated sampling rate.

### 4.2 Data inversion

By enabling the channel data inversion capability, the signal will be inverted.

This feature is available with both digitizer or real-time averaging modes.

When enabled, the signal inversion is applied before the NSA settings or the signal thresholding.

### Configuration

IVI-C

Attribute	Description		
AQMD3_ATTR_CHANNEL_ DATA_INVERSION_ ENABLED	Specifies whether the data acquired	is inverted.	
IVI.NET			
Interface	Method / Property name	Description	
IAqMD3Channel	DataInversionEnabled	Specifies whether the data acquired is	

inverted.

# Control and Synchronization

5.1	External reference	.46
5.2	Trigger modes and time-stamps	.46
5.3	Trigger output	. 51
5.4	Multi-purpose inputs and outputs	52

### 5.1 External reference

For applications for which the user wants to replace the internal clock of the acquisition card and drives the ADC with an external source, an external reference signal can be used. The reference signal can be entered into the ADC card by the dedicated **REF IN** connector.

#### External reference (REF IN)

For applications that require greater timing precision and long-term stability than is obtainable from the internal clock, a 10 MHz or a 100 MHz reference signal can be used.

The external reference is nominally at 10 MHz or 100 MHz. However, frequencies in a range will be accepted. If your input is not at exactly the specified value, you must remember to compensate for the difference in your application since the ADC card and the driver have no way to know about such deviations.

Parameter	Value	Tolerance
Nominal Frequency	100 MHz or 10 MHz	±1 kHz
Signal level	-3 dBm to +3 dBm	
Impedance	50 Ω	
Coupling	AC	
Minimum amplitude	440 mVpp (sinus)	
Maximum power	2 mW	

Table 5.1 - External reference specifications.

If synchronization between several ADC cards is required, the reference signal should be applied to all of them.

### 5.2 Trigger modes and time-stamps

#### **Trigger modes**

As listed previously the trigger source can be:

- the signal applied to an input channel (digital internal triggering)
- an external signal applied to the TRG IN front panel input connector (external triggering)
- a software trigger (See How to generate a software trigger? (page 64))

#### Pre- and post-trigger delay

#### Description

To increase trigger flexibility, a pre- or post-trigger delay can be applied to the trigger position.

Note The pre-trigger is not supported in Averager mode or when in combination with one of the following features: data inversion capability or simultaneous acquisition and readout (CST).



Figure 5.1 - Acquisition timeline depending on the trigger delay defined.

#### Trigger delay parameter

The amount of pre-trigger delay can be adjusted between 0 and 100% of the acquisition time window, thus the minimum trigger delay is given by:

-1 \* Record size / SamplingRate

The maximum post-trigger delay is given, respectively in sample or seconds by:

 $(2^{24} - 1)$  \*8 (in samples)

(2<sup>24</sup>-1)\*8/SamplingRate(in seconds<sup>1</sup>)

Pre- or post-trigger delays are just different aspects of the same trigger positioning parameter:

<sup>&</sup>lt;sup>1</sup>Actual limit might be slightly smaller.

- The condition of 100% pre-trigger indicates that all data points are acquired prior to the trigger, i.e. the trigger point is at the end of the acquired waveform.
- The condition of 0% pre-trigger (which is identical to a post-trigger of 0%) indicates that all data points are acquired immediately after the trigger, i.e. the trigger point is at the beginning of the acquired waveform.
- The condition of a non-zero post-trigger delay indicates that the data points are acquired after the trigger occurs, at a time that corresponds to the post-trigger delay, i.e. the trigger point is before the acquired waveform.

By definition post-trigger settings are a positive number and pre-trigger settings are a negative number.

The trigger delay grenularity is one sample interval.

#### Averager acquisition mode

In this mode the pre-trigger delay is not supported. Thus the minimum trigger delay is 0s.

The maximum trigger delay is given by:

(2<sup>24</sup>-1)\*8/ SamplingRate

The trigger delay granularity is given by:

8/SamplingRate

#### Trigger time interpolator and time-stamps

The trigger time-stamp is the trigger arrival time.

The ADC card accurately measures and stores these time-stamps using the information from the on board Trigger Time Interpolator (TTI). This information is essential for determining the precise relation between the trigger and the digitized samples of the signal. The TTI resolution determines the resolution of the trigger time-stamps.

Please refer to Trigger section of your SA108P datasheet for the relevant specifications.

#### Managing time-stamps

The ADC card features a time-stamp counter. In multi-record acquisitions, each acquired record has a precise time-stamp, given by the time-stamp counter.

The accurate time-stamp of each trigger is given by the sum of the time reference and the timestamp counter.

The time reference is configured:

- at the first card initialization,
- at the last initialization with reset flag = 1,
- or when using Set Time function (IVI-C) or writing Time (IVI.NET).

The time-stamp counter is reset each time the time reference is configured.

User can control the reset of the time-stamp counter thanks to the TimeResetMode property:

- Immediate: The time-stamp counter is reset upon software, using Set Time function (IVI-C) or writting Time (IVI.NET), then it continues counting freely.
- OnFirstTrigger: The time-stamp counter is reset by the first trigger of a (multi-record) acquisition.

#### Parameters

#### IVI-C

InitialXTimeSeconds: Specifies the seconds portion of the absolute time at which the first data point was acquired.

InitialXTimeFraction: Specifies the fractional portion of the absolute time at which the first data point was acquired.

The actual time is the sum of InitialXTimeSeconds and InitialXTimeFraction.

#### Note Adding these values in a variable of type double implies a loss of precision.

#### IVI.NET

StartTime: StartTime is the time between the first valid data point (that is the data point at index FirstValidPoint) in the waveform and the trigger. Positive values indicate that the StartTime occurred after the trigger. If StartTime is zero, the waveform is not relative to anything, or the relative measure is zero, or the waveform is empty.

EndTime: EndTime is the time between the last valid data point in the waveform and the TriggerTime. Positive values of EndTime indicate that it occurred after the trigger. If EndTime is zero, there is exactly one data point and the StartTime is zero, or the waveform is empty.

TotalTime: TotalTime is the timespan represented by the valid points in the waveform. Numerically, it is equivalent to the IntervalPerPoint \* (ValidPointCount - 1). It is also numerically the EndTime – StartTime. TotalTime is zero if there is exactly one data point in the waveform, or the waveform is empty.

TriggerTime: TriggerTime is the absolute time at which this measurement was triggered. Note that this differs from Start Time in that the trigger may have occurred at some time other than when the first data point was captured, as in pre-trigger or post-trigger applications. TriggerTime is an absolute time and cannot be set to zero. If it is set to NotATime, the waveform is empty or there is no absolute reference for the waveform.

#### Self-Trigger

Apart from the trigger sources described in the section Trigger (page 15) (internal and external triggering), another trigger mode called Self-Trigger is proposed.

In this mode, a periodic trigger signal from the ADC Card is automatically generated and can be used to synchronize the user system. It also allows to minimize the synchronous noise.

It can be used with digitizer and averager acquisition mode.

#### Self Trigger

In self-trigger mode an autonomous trigger signal is generated internally in the ADC card and output through the front panel TRG OUT connector. This trigger signal consists of programmable periodic pulses that are synchronous to the sample clock.

The self-trigger mode serves two purposes:

- Reducing system jitter by synchronizing the input signal to the sample clock
- Minimizing the impact of the synchronous noise of the ADC Card.

To use the Self-Trigger mode, the Trigger ActiveSource must be set to SelfTrigger.

The period has to be a multiple of 8 ns or it will be rounded to the next 8 ns step.

#### Parameters

ActiveSource (IAqMD3Trigger.ActiveSource property): Specifies the trigger source. There are three trigger sources: internal, external and self-trigger. If the Self-Trigger mode is selected the Self-Trigger parameters should be set and the IO 3 output should be enabled.

**Frequency** (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Specifies the frequency of the Self-Trigger square wave signal. The units are Hertz and range is [0.1, 125e6].

**DutyCycle** (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Configures the duty cycle of the Self-Trigger square wave signal. Units are percentage of the period. Range is [0.1, 99.9].

**Slope** (IAqMD3TriggerSourceSelfTriggerSquareWave Interface): Specifies whether a rising or a falling edge of the generated waveform triggers the acquisition card.

**Out-AveragerAwg** (ControlIOs interface): Self-Trigger signal is propagated through the IO 3.

### 5.3 Trigger output

A trigger output pulse can be generated for external synchronization.

There are several trigger sources or signals which may be assigned to the trigger out connector (See table below).

Trigger out sources	Description of signal
SelfTrigger	See Self trigger mode (page 24).

Table 5.2 - List of supported trigger out signals.

#### Trigger output signal behavior

By default, the trigger output is LowLevel.

#### Selecting the trigger output source

The trigger output can be selected using following properties / attributes:

Driver	Attribute / Property	Available Instance Value
	AQMD3_ATTR_TRIGGER_OUTPUT_ENABLED	Boolean
IVI-C	AQMD3_ATTR_TRIGGER_OUTPUT_SOURCE	SolfTriggor
	IAqMD3TriggerOutput.Source	Sen myyer
IVI.INE I	IAqMD3TriggerOutput.Enabled	Boolean

#### Specifications

In the default software configuration, the output swing is 3.3 V, when unloaded and 1.6 V when terminated on 50  $\Omega$ .

The maximum output current capability is  $\pm$  15 mA. As the output is retro-terminated, it is possible to drive a 50  $\Omega$  line un-terminated (HiZ) without loss of performance.



Figure 5.2 - Trigger output block diagram.

### 5.4 Multi-purpose inputs and outputs

The multi-purpose I/O connectors may be used for any of the functions shown in the following table:

IO Connector Functions	Туре	Description of signal	Mode / Option	Notes
Inputs				
Disabled	-	IO connector is disabled.		
In-DigitalOutStartSource	TBD	TBD		
In-AccumulationEnable	Level	This signal controls the execution of the averaging sequence.	-AVG	IO 1 only
In-TriggerEnable	Level		Digitizer mode	IO 2 only.
Outputs				
Out-LowLevel	Level	Fixed 'low' level signal for debug purposes.		
Out-HighLevel	Level	Fixed 'high' level signal for debug purposes.		
Out-TriggerAccepted	Pulse	A pulse signal is sent directly to the IO		
Out-TriggerAcceptedResync	Pulse	Active when a valid trigger event has occurred. This signal is resynchronized to the sample clock.		
Out-TriggerCompare	Signal	The trigger input condition has been sat- isfied, but not necessarily triggered, e.g. the trigger enable was not asserted		

Table 5.3 - List of signals selectable for the programmables I/Os .

The list of Available signals is indicated (as a comma separated list) by member IAqMD3ControlIO.AvailableSignals (IVI.NET) or attribute AQMD3\_ATTR\_CONTROL\_IO\_ AVAILABLE\_SIGNALS (IVI-C).

#### Output signal behavior

A signal can be generated from the IO connectors for external synchronization.

If selecting one of the IO connectors as Out-TriggerAccepted or Out-TriggerAcceptedResync as output, when the ADC card is ready to be triggered and a valid trigger signal occurs, a trigger output pulse is generated. In idle state, signal is low. When a trigger is accepted a high level pulse occurs on the IO connector.

### Note The external trigger output functionality is implemented in the hardware. No trigger out signal occurs for software-generated triggers.

#### Signal Logic Levels

The multi-purpose IO signals are 3.3 V CMOS compatible (5V Tolerant buffer). The levels shown in the table below should be observed.

Direction	Low level	High level
Input	< 0.8 V	> 2.0 to 3.45 V
Output	In the range 0 to 0.8 V	In the range 1.6 to 3.3 V

Table 5.4 - Logic levels.

As an Input

The input is high-impedance and will be pulled high if unconnected via an internal weak pull-up ( pull-up resistor).



Figure 5.3 - Programmable IO schematic

#### As an Output

The high level output will typically give 1.6 V into 50  $\Omega$ . As can be seen in the diagram below, the 3.3 V output buffer has a 50  $\Omega$  resistor in series. Therefore the available output high level voltage will depend on the load applied. In the example below a 50  $\Omega$  termination will result in a nominal high level of 1.6 V.

(Vo = (Rload/(50 + Rload)) \* 3.3).



Figure 5.4 - Output equivalent circuit.

## Programming Information

This section provides general programming information regarding the use of the Acqiris drivers.

The AqMD3 IVI driver provides access to the functionality of AqMD3 ADC cards through a .NET or ANSI C API which also complies with the IVI specifications.

### 6.1 Overview of the AqMD3 Driver

#### **Development environments**

#### **IVI-C** Driver

The **AqMD3 IVI-C** driver can be used in the following development environments: Visual C++, LabWindow/CVI, LabVIEW, MATLAB.

#### **IVI.NET** Driver

The **AqMD3 IVI.NET** driver can be used in the following development environments: Visual C#, Visual C++/CLI, Visual Basic.NET

#### Driver API documentation

The AqMD3 APIdocumentation can also be accessed from:

IVI-C: Start > Acqiris > MD3 > Documentation > AqMD3-C IVI Driver Version# Documentation IVI.NET: Start > Acqiris > MD3 > Documentation > AqMD3.NET IVI Driver Version# Documentation

or from:

IVI-C : C:\Program Files<sup>1</sup>\IVI Foundation\IVI\Drivers\AqMD3\AqMD3.chm

IVI.NET: C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Acqiris.AqMD3.Fx40.chm.lnk

You can also found more information about IVI at http://www.ivifoundation.org/resources.

<sup>&</sup>lt;sup>1</sup>(Or your installation path)

#### **Program examples**

You may build and run the example programs installed with the driver. They demonstrate driver usage in a variety of application development environments.

Program examples can be found in C:\Program Files\IVI Foundation\IVI\Drivers\AqMD3\Examples

# 6.2 Programming with the IVI-C Driver in various development environments

IVI-C drivers are implemented using standard Windows DLL technology. Consequently, IVI-C drivers can be used in a wide variety of development environments. The topics in this section provide detailed instructions on how to access and use IVI-C drivers in a variety of popular development environments. Each topic includes a complete example of IVI-C driver usage.

#### Using Visual C++

Explains how to use the IVI-C driver from Visual C++ .

#### Referencing the Driver

In order to access any of the driver functions, the proper header file (.h) must be included in the project and the proper import library (.lib) must be referenced. This section demonstrates usage of the driver using instrument-specific references.

All IVI-C driver programs must do the following:

- #include <AqMD3.h>
- Link to AqMD3.lib
- Prefix function calls with "AqMD3\_"

To use the AqMD3 specific driver, perform the following steps in Visual Studio.

- 1. In solution explorer, right-click on the project and choose Properties.
- 2. In the property pages dialog, expand the Linker node and select Input.
- 3. In the Additional Dependencies field, enter "AqMD3.lib".
- 4. Click OK.
- 5. In the main application source file (.cpp), add the following line to the top of the file:

#### #include <AqMD3.h>

Visual Studio must know the path to your driver's library (.lib) and header (.h) files. You can enter the following paths using the Tools, Options, Projects and Solutions, VC++ Directories dialog.

- For Include Files (Win32 & x64) add: C:\Program Files (x86)\IVI Foundation\IVI\Include
- For Library Files (Win32) add: C:\Program Files (x86)\IVI Foundation\IVI\Lib\_\msc
- For Library Files (x64) add: C:\Program Files (x86)\IVI Foundation\IVI\Lib\_x64\msc

Note: For 32 bit operating systems paths start with: C:\Program Files\

Alternately, these paths may be entered in the Project Properties dialog, Configuration Properties, C++ and Linker panes.

#### Initializing the Driver

Calling **AqMD3\_InitWithOptions** will establish an I/O connection to an instrument (often referred to as an "I/O session") or setup the driver to work in simulation mode. Calling **AqMD3\_close** at the end of your program is required by the IVI specifications, else unpredictable driver behavior could result. Any resources held by the driver will not be properly released if **close** is not called.

For more details on initializing the driver, see AqMD3.chm, section Initializing the Driver.

```
ViSession session;
ViStatus status;
status = AqMD3_InitWithOptions("PXI40::0::0::INSTR", VI_TRUE, VI_TRUE, "", &session);
status = AqMD3_close(session);
```

#### **Initializing Using Options**

This example shows how IVI-defined initialization options and driver-specific options can be passed to the Initialize function.

```
// If true, this will query the instrument model and fail initialization
// if the model is not supported by the driver
ViBoolean idQuery = VI_FALSE;
// If true, the instrument is reset at initialization
ViBoolean reset = VI_FALSE;
// Setup IVI-defined initialization options
ViConstString standardInitOptions =
"Cache=true, InterchangeCheck=false, QueryInstrStatus=true, RangeCheck=true, RecordCoercions=false,
Simulate=false";
status = AqMD3_InitWithOptions("PXI40::0::0::INSTR", idQuery, reset, standardInitOptions, &session);
status = AqMD3_close(vi);
```

#### **Accessing Attributes**

Accessing attributes in an IVI-C driver is accomplished via a set of IVI-defined accessor functions. There are two accessor functions for each attribute type -- one accessor for reading attribute values and another accessor for writing attribute values.

The standard attribute accessors for reading attribute values are:

- GetAttributeViInt32
- GetAttributeViInt64
- GetAttributeViReal64
- GetAttributeViBoolean
- GetAttributeViString

Correspondingly, the standard attribute accessors for writing attribute values are:

- SetAttributeViInt32
- SetAttributeViInt64
- SetAttributeViReal64
- SetAttributeViBoolean
- SetAttributeViString

Each attribute accessor takes an attribute ID that uniquely identifies the attribute to access. These attribute IDs are #define'd constants listed in the AqMD3.h header file and documented in the "Attributes by Name" section of the help file.

The following example demonstrates basic usage of attribute accessors to read and write IVI-C driver attribute values.

### 6.3 Migrating from MD2 2.x to MD3 3.x

Please refer to the following documents for guidelines, accessible from: **Start > Acqiris > MD3 > Documentation** or from: **C:\Program Files\Acqiris\MD3\Documentation** 

- AgMD2 to AqMD3 (IVI-C) Software Migration Note.pdf
- AgMD2 IVI.COM to AqMD3 IVI.NET Software Migration Note.pdf

### 6.4 Initial configuration

At initialization, the driver uses the pre-defined defaults values. The following table details the initial configuration of the ADC card.

Property	Default value	Comment
Channel	Enable	
Input filter		
Vertical range		
Vertical offset	0 (Volts)	
Vertical coupling	DC	
Trigger source		
Trigger delay	0 (ns)	
Trigger type	Edge	
Trigger coupling	DC	
Trigger level	0 (Volts)	
Trigger slope	Positive	
Interleave	Disable	
Mode	Normal (DGT)	
Sampling rate		
Sample clock	Internal	
Reference oscillator	Internal	
Reference oscillator frequency		Fixed
Record size	1024	
Number of records to acquire	1	
Number of averages	1	for AVG mode only

### 6.5 Apply setup

The MD3 driver implements the following consistent behavior: **No configuration change is applied immediately to the ADC card hardware.** Specifically, this means that setting any property/attribute only changes the 'setup' in the driver, and an explicit call to **ApplySetup** is required to implement the change in the card hardware.

There are some exceptions for *'actions'*: being methods/functions that perform an action which e.g. modifies also the ADC card's state.

The following methods WILL perform an implicit **ApplySetup** before the actual action.

Method name	Description
SelfTest	To insure the card is actually in the desired state before doing the self test.
SelfCalibrate	To insure the card is actually in the desired state before self-calibrating.
Initiate	To apply the configured setup to the card hardware before starting the measurement.
Read	All Read methods start by performing an Initiate followed by Wait and then Fetch.
Reset	Places the card in a known state and configures card options on which the IVI specific driver depends.
ResetWithDefaults	Does the equivalent of Reset and then, (1) disables class extension capability groups, (2) sets attributes to initial values defined by class specs, and (3) configures the driver to option string settings used when Initialize was last executed.

#### Actions with implicit ApplySetup

# How To ...?

7.1	How to discover the PXI Instrument?	. 61
7.2	How to calibrate the card?	62
7.3	How to access repeated capabilities?	63
7.4	How to generate a software trigger?	64
7.5	How to set the external trigger?	65
7.6	How to perform binary decimation? (depending on firmware)	66

### 7.1 How to discover the PXI Instrument?

User has to link the AqLio.lib installed by MD3 in his project.

#### C:\Program Files (x86)\IVI Foundation\IVI\Lib\_x64\msc

The C/C++ code below can be used to discover the PXI instruments on user system and get their VISA addresses.

```
#include <stdio.h>
#include <visa.h>
int main()
      ViSession rm = VI_NULL;
      viOpenDefaultRM( &rm );
      ViChar search[] = "PXI?*::INSTR";
      ViFindList find = VI NULL;
      ViUInt32 count = 0;
      ViChar rsrc[256];
      ViStatus status = viFindRsrc( rm, search, &find, &count, rsrc );
      if( status==VI SUCCESS && count>0 )
      {
                do
                {
                        printf( "Found: \"%s\"\n", rsrc );
                         status = viFindNext( find, rsrc );
                } while( status==VI SUCCESS );
                viClose( find );
       }
      else if( count==0 )
      {
      printf( "No PXI instrument found\n" );
      viClose( rm );
      return 0;
```

### 7.2 How to calibrate the card?

#### Calibration principle

The card is initialized without calibration.

A calibration is mandatory before making any acquisition to guarantee measurement accuracy. The MD3 driver prevents an acquisition from being performed unless a self-calibration has first been completed.

Since a full internal calibration of an ADC card can be time consuming because of the many possible configuration states, the self-calibration is performed only for the current configuration state. A new self-calibration is required after every change of configuration of the card.

See Calibration (page 13) section.

#### Running fast calibration

The function **SelfCalibrate** should be used to perform a fast calibration.

Note As explained above, a calibration is required after every acquisition parameter modification (e.g. full scale range, filter, sample rate, ...). The IAqMD3Calibration.IsRequired IVI.NET property or the AQMD3\_ATTR\_CALIBRATION\_IS\_REQUIRED IVI-C attribute can be used to check if a new self calibration is required.

### 7.3 How to access repeated capabilities?

For SA108P, the AqMD3 driver supports the following main repeated capabilities with pre-defined values detailed in following table.

Repeated capability	Available instance name
Channel	"Channel1"
TriggerSource	"Internal1", "External1", "Software", "Immediate", "SelfTrigger"
ControllO	"ControlIO1", "ControlIO2", "ControlIO3"
DigitalOutputs	"SOUT1", "SOUT2", "SOUT3"
MonitoringValue	These parameters are for information only or can be used for debugging purpose. There are accessible through the MD3 SFP or the command below.Please refer to <b>AqMD3.chm</b> (IVI-C) or <b>Acqiris.AqMD3.Fx40.chm</b> (IVI.NET).
Stream	"StreamCh1", "MarkersCh1"

The number of instances and their names however can be queried from the driver:

- Using the AqMD3 IVI.NET driver: Collection Interfaces have a Count property. Instances interface have Name property. User can iterate over all collection instances using .NET foreach loop control.
- Using the AqMD3 IVI-C driver: For each repeated capability XXX, there is a AqMD3\_ATTR\_XXX\_COUNT attribute and a AqMD3\_GetXxxName function (e.g. AqMD3\_ATTR\_CHANNEL\_COUNT attribute and AqMD3\_ GetChannelName function).

### 7.4 How to generate a software trigger?

A call to function AqMD3\_SendSoftwareTrigger (IVI-C) or to method IAqMD3Trigger.SendSoftwareTrigger (IVI.NET) sends a single software trigger.

**SendSoftwareTrigger()** must be called as many times as required.

Multi-record acquisitions required a trigger per record. Accumulated records require a trigger per accumulation. **SendSoftwareTrigger()** needs to be called for each trigger event.

### 7.5 How to set the external trigger?

To set the trigger source to **External1** and configure the trigger level, the following commands can be used.

IVI-C:

```
AqMD3_SetAttributeViString(session, "", AQMD3_ATTR_ACTIVE_TRIGGER_SOURCE, "External1");
AqMD3_SetAttributeViReal64(session, "External1", AQMD3_ATTR_TRIGGER_LEVEL, level);
```

IVI.NET:

```
spDriver->Trigger->ActiveSource = "External";
IAqMD3TriggerSourcePtr spTrigSrc = spDriver->Trigger->Sources->Item[L"External1"];
spTrigSrc->Level = level; //in volts
```

The different trigger sources are listed in the section How to access repeated capabilities? (page 63).

# 7.6 How to perform binary decimation? (depending on firmware)

The binary decimation is not supported for all combinations of firmware, channel configuration and sampling rate.

Please refer to section for more information.

Using the AqMD3 IVI-C driver:

To use the binary decimation and set the sample rate to a lower value use the AQMD3\_ATTR\_ SAMPLE\_RATE attribute.

sampleRate = 200e6; status=AqMD3 SetAttributeViReal64(session,"", AQMD3 ATTR SAMPLE RATE,sampleRate);

#### Using the AqMD3 IVI.NET driver:

To use the binary decimation and set the sample rate to a lower value use the **SampleRate** property.

sampleRate = 200e6; driver.Acquisition.SampleRate = sampleRate;

## Software utilities

This section describes supplied programs which may be used to configure various aspects of your cards.

### 8.1 ADC card Verification Utility (AqMD3Verify)

The AqMD3Verify utility verifies the card status:

- This utility proposes the user to connect a precise simple reference signal, and then, it compares the ADC card acquisition of this reference signal with reference signal expected values.
- This utility checks the version of control FPGA firmware already loaded. If necessary, it proposes to update the firmware using the Firmware Update Utility.

You can launch AqMD3Verify from the start menu.

Acqiris MD3 Verify

**AqMD3Verify** requests the user to connect a reference signal and then to press any key to continue (as shown in the window below).



**AqMD3Verify** checks the version of control FPGA firmware already loaded, and if necessary, proposes the user to update the firmware, automatically using the **Firmware Update Utility** (As shown in the window below : Accept the FPGA update answering "y").



When the version of control FPGA firmware is updated and successful, please power off your computer, restart it again for the update to take effect, and process AqMD3Verify tool as described in this section.

### FAQ

9.1	Q. What is coherent sampling?	69
9.2	Q. How to manage the internal temperature?	.69
9.3	Q. What happens if the host processor goes in hibernation mode?	70

### 9.1 Q. What is coherent sampling?

**A.** Coherent Sampling refers to the relationship between the input frequency  $F_{in}$ , sampling frequency  $F_s$ , number of cycles in the sampled set and the number of samples. With coherent sampling one is assured that the signal power in an FFT is contained within one FFT bin (assuming a single input tone).

The condition for coherent sampling is given by:

Fin/Fs=Ncycles/Nsamples

For example if we have  $N_{samples} = 2^{11}$ , and  $F_s = 100e6$ , and we expect and input frequency close to  $F_s/2$ , let's say  $F_{in} = 44$  MHz, then  $N_{cycles} = 901.12$  which is close to an integer. We could therefore round down to  $N_{cycles} = 901$  and we would get  $F_{in} = 43.994140625$  MHz, which is an input frequency that satisfies coherent sampling.

The integer number should be chosen carefully. We have three possible types of integers, even, odd, and prime. Even is not a good idea since we would hit the same code every *Msamples*, where *M* can be much less than *N*. Odd is a better idea since it takes longer to hit the same code. According to some sources a prime number of cycles is the best (with the exception of the prime 2) because it takes a long time before the same code repeats.

### 9.2 Q. How to manage the internal temperature?

**A.** The operating temperature of the SA108P as specified in the SA108P datasheet, is the workstation internal ambient temperature at intake of the ADC card's fan.

The effective temperature limit is fixed by the maximum internal DPU temperature which should stay below 100°C to guarantee FPGA proper operating.

The ADC card's fan speed is automatically controlled with the internal temperature, it maintains the FPGA core temperature below 100°C.

This DPU FPGA core temperature (or junction temperature Tj) can be monitored from the MD3 SFP from Interfaces > Temperature, or using the function BoardTemperature (IVI.NET) / AqMD3\_ QueryBoardTemperature (IVI-C).

Note that the channel temperatures (given by **ChannelTemperature (IVI.NET) / AqMD3\_ ChannelTemperature (IVI-C)**) can reach 100°C in standard operating mode, which is within the components operating conditions. This parameter is provided for information only.

# 9.3 Q. What happens if the host processor goes in hibernation mode?

**A.** Hibernation while the ADC card is in operation is not supported. Recommendation is to close the ADC card before the host computer is allowed to go into hibernation.

There are many situations where equipment should go into hibernation mode. If the system allows hibernation for saving power, then the ADC card should also be powered down.

If user system is capable of managing hibernation, then when the application code decides/detects that the system should go into hibernation, it can close the ADC card, and re-initialize it when it wakes up from hibernation.

After being powered off, the ADC card must reload of the FPGA (several seconds) upon power on, and a self-calibration is required.

## General information

### 10.1 Safety notes

The following safety precautions should be observed before using this product and any associated instrumentation.

This product is intended for use by qualified personnel who recognize shock hazards and are familiar with the safety precautions required to avoid possible injury. Read and follow all installation, operation, and maintenance information carefully before using the product.

#### Warning

If this product is not used as specified, the protection provided by the equipment could be impaired. This product must be used in a normal condition (in which all means for protection are intact) only.

The types of product users are:

- Responsible body is the individual or group responsible for the use and maintenance of equipment, for ensuring that the equipment is operated within its specifications and operating limits, and for ensuring operators are adequately trained.
- Operators use the product for its intended function. They must be trained in electrical safety
  procedures and proper use of the card. They must be protected from electric shock and
  contact with hazardous live circuits.
- Service personnel are trained to work on live circuits, perform safe installations, and repair products. Only properly trained service personnel may perform installation and service procedures.

Operator is responsible to maintain safe operating conditions. To ensure safe operating conditions, cards should not be operated beyond the full temperature range specified in the datasheet. Exceeding safe operating conditions can result in shorter lifespans, improper card performance and user safety issues. When the cards are in use and operation within the specified full temperature range is not maintained, card surface temperatures may exceed safe handling conditions which can cause discomfort or burns if touched. In the event of a card exceeding the full temperature range, always allow the card to cool before touching or removing cards from host computer or chassis.

Exercise extreme caution when a shock hazard is present. Lethal voltage may be present on cable connector jacks or test fixtures. The American National Standards Institute (ANSI) states that a shock hazard exists when voltage levels greater than 30 V RMS, 42.4 V peak, or 60 V DC are present. A good safety practice is to expect that hazardous voltage is present in any unknown circuit before measuring.

Operators of this product must be protected from electric shock at all times. The responsible body must ensure that operators are prevented access and/or insulated from every connection point. In some cases, connections must be exposed to potential human contact. Product operators in these circumstances must be trained to protect themselves from the risk of electric shock. If the circuit is capable of operating at or above 1000 V, no conductive part of the circuit may be exposed.

Do not connect cards directly to unlimited power circuits. They are intended to be used with impedance-limited sources. NEVER connect cards directly to AC mains. When connecting sources to cards, install protective devices to limit fault current and voltage to the card.

Before operating a card, ensure that the line cord is connected to a properly-grounded power receptacle. Inspect the connecting cables, test leads, and jumpers for possible wear, cracks, or breaks before each use.

When installing equipment where access to the main power cord is restricted, such as rack mounting, a separate main input power disconnect device must be provided in close proximity to the equipment and within easy reach of the operator.

For maximum safety, do not touch the product, test cables, or any other instruments while power is applied to the circuit under test. ALWAYS remove power from the entire test system and discharge any capacitors before: connecting or disconnecting cables or jumpers, installing or removing ADC cards, or making internal changes, such as installing or removing jumpers.

Do not touch any object that could provide a current path to the common side of the circuit under test or power line (earth) ground. Always make measurements with dry hands while standing on a dry, insulated surface capable of withstanding the voltage being measured.

The card and accessories must be used in accordance with its specifications and operating instructions, or the safety of the equipment may be impaired.

Do not exceed the maximum signal levels of the cards and accessories, as defined in the specifications and operating information, and as shown on the card or test fixture panels, or ADC card.

If you are using a test fixture, keep the lid closed while power is applied to the device under test. Safe operation requires the use of a lid interlock.

Cards and accessories shall not be connected to humans.

Before performing any maintenance, disconnect the line cord and all test cables.

Any part or component replacement must be done by Acqiris.

Warning

No operator serviceable parts inside. Refer servicing to qualified personnel. To prevent electrical shock do not remove covers.
## 10.2 Cleaning precautions

### Warning

To prevent electrical shock, disconnect the card from mains before cleaning. Use a dry cloth or one slightly dampened with water to clean the external case parts. Do not attempt to clean internally. To clean the connectors, use alcohol in a well-ventilated area. Allow all residual alcohol moisture to evaporate, and the fumes to dissipate prior to energizing the card.

## 10.3 Product markings

# CE

The CE mark is a registered trademark of the European Community.



Australian Communication and Media Authority mark to indicate regulatory compliance as a registered supplier.

#### ICES/NMB-001 ISM GRP.1 CLASS A

This symbol indicates product compliance with the Canadian Interference-Causing Equipment Standard (ICES-001). It also identifies the product is an Industrial Scientific and Medical Group 1 Class A product (CISPR 11, Clause 4).



This symbol on an card means caution, risk of danger. You should refer to the operating instructions located in the user documentation in all cases where the symbol is marked on the card.



This product complies with the WEEE Directive marketing requirement. The affixed product label (above) indicates that you must not discard this electrical/electronic product in domestic household waste. **Product Category**: With reference to the equipment types in the WEEE directive Annex 1, this product is classified as "Monitoring and Control instrumentation" product. To return unwanted products, contact your local Acqiris office.



This symbol indicates the time period during which no hazardous or toxic substance elements are expected to leak or deteriorate during normal use. Forty years is the expected useful life of the product.



This symbol indicates the card is sensitive to electrostatic discharge (ESD). ESD can damage the highly sensitive components in your card. ESD damage is most likely to occur as the module is being installed or when cables are connected or disconnected. Protect the circuits from ESD damage by wearing a grounding strap that provides a low resistance path to ground. Alternatively, ground yourself to discharge any built-up static charge by touching the outer shell of any grounded instrument chassis before touching the port connectors.



This symbol denotes a hot surface. The side cover of the module will be hot after use and should be allowed to cool for several minutes.

## 10.4 Electrical & environmental specifications

For full specifications, please refer to the SA108P datasheet.

## 10.5 Related documentation

All documentation relating to your ADC card may be found from https://extranet.acqiris.com/.

If you have run the Acqiris MD3 software installer on your PC, the related product documentation has been installed to your hard drive.

Document	Description
Startup Guide	Includes procedures to help you to unpack, inspect, install (software and hardware), perform card connections, verify operation, and troubleshoot your product.
User Manual	Provides in- depth information and reference material specific to your ADC card product
Data Sheet	In addition to a detailed product introduction, the data sheet supplies full product specifications.
Soft Front Panel (help system)	Provides information on the use of the Soft Front Panel.
IVI Driver reference (help system)	Provides detailed documentation of the IVI.NET and IVI-C driver API functions, as well as information to help you get started with using the IVI drivers in your application development environment.

This information is subject to change without notice. © Acqiris SA 2018 - 2023 Monday, March 11, 2024, Switzerland

www.acqiris.com

